2



EEL 4744 UF XMEGA 16-bit Timer/Counter EEL 4744C: µP Apps Type 0 and Type 1 • XMEGA has a set of eight 16-bit timer/counters (TC)

- Two TCs can be combined to create a 32-bit TC
- A TC consists of a base counter and a set of compare or capture (CC) channels
 - > Waveform generation available
- TC 0 has four CC channels; TC 1 has two CC channels
- TC 0 has the split mode feature that splits it into two 8bit Timer/Counters with four compare channels each

University of Florida, EEL 4744 - File 00 © Dr. Eric M. Schwartz



- EEL 4744 See doc8331, Sec 18.2 XMEGA 16-bit Real-Time Counter (RTC)
- With a resolution of 30.5 µs (≈ 1/[32.768 kHz]), the maximum time-out is 2000 s (≈ 1024 × 2¹⁶ × 30.5 µs)
 > Prescaler above is 1024
- With a resolution of 1s, the maximum time-out is 65,536s (= $2^{16} \times 1s \approx 18.2$ hours), i.e., no prescaling
- RTC can generate two types of interrupts
 - > The RTC can give a **compare interrupt** and/or event when the counter equals the compare register value
 - Occurs at first count after the counter value equals Compare register value
 - > The RTC has an **overflow interrupt** and/or event when it equals the period register value
 - Occurs at first count after the counter value equals the **Period** register value
 - Overflow will also reset the counter value to zero
- RTC is **asynchronous** with respect to the system clock

University of Florida, EEL 4744 – File **00** © Dr. Eric M. Schwartz 4

EEL 4744C: IJP Apps	EL 4744	RTC	Block Diagram	-
Cloo Sour	ck Prescaler -	Counter	Count Comparator Match ►	
Out	put Compa	re	Alarm Time	
		Action Control		
	le			
			Free-running Counter Edge	
			Capture Register	
Lniversity of Florida, EEL 4744 – © Dr. Eric M. Schwartz	File 00		Input Compare	5



3



EL 444CF EL 444CF EL 444CF See doc8331, Sec 18.3.3

RTC INTCTRL – Interrupt Control Register

- COMPINTLVL: Compare Match Interrupt Enable
 - >These bits enable the RTC compare match interrupt and select the interrupt level
 - >The enabled interrupt will trigger when COMPIF in the INTFLAGS register is set

	Inte	Interrupt Level Config			Config	Desc								
		00		0	Off		Interrupt disabled			Interrupt disabled				
		01		I	20	Low-lev	Low-level interrupt			Low-level interrupt				
		10		M	[ed	Mid-level interrupt		t						
	11			I	Hi		High-level interrupt							
lit	7	6	5	4	3	2	1	0						
0x02	-	-	-	-	COMPIN	TLVL[1:0]	OVFINTL	VL[1:0]						
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	_					
nitial Value	0	0	0	0	0	0	0	0						
iversity of Florida, E © Dr. Eric M.	EL 4744 – File 00 Schwartz		R	TC INT	CTRL				8					

University of Florida, EEL 4744 – File **00** © Dr. Eric M. Schwartz

F





6





8



EEL 4744C: µP Apps	EEL See	4744 e doc8331, Sec 7 .9. 4		<u>CLK</u> RTCCTRL – RTC Control Register								
RTCSRC[2:0]: RTC Clock Source												
>These bits select the clock source for the real-time counter												
RTCSRC[2:0] Group Config Description												
00	00	ULF	•		1k]	Hz from 32	kHz interna	l oscillato	r			
00)1	TOS	С	1.024kHz from 32.768kHz crystal oscillator on TOSC								
01	010 RCOSC					1.024kHz from 32.768kHz internal oscillator						
01	11	-										
10)0	-		CLK_RTCCTRL								
10)1	TOSC	32	32.768kHz from 32.768kHz crystal oscillator on TOSC								
11	10	RCOSC	232	32.768kHz from 32.768kHz internal oscillator								
11	1	EXTC	LK	External clock from TOSC1								
Bit	7	6	5		4	3	2	1	0			
+0x03	-	-	-	RTCSRC[2:0] RTCE								
Read/Write	R	R	R	R R R/W R/W R/W								
Initial Value	0	0	0		0	0	0	0	0			



CLK RTCCTRL – RTC

Control Register

CLK RTCCTRL

• RTCEN: RTC Clock Source Enable

>Setting the RTCEN bit enables the selected RTC clock source for the real-time counter



EEL 4744C: µP Apps	EEL 4744		RTC: Regi					ster Summary			
Address	Name	Bit 7	Bit 6	Bit 5	5	Bit 4	Bit	t 3	Bit 2	Bit 1	Bit 0
+0x00	CTRL	-	-	-		-			PRESCALER[2:0]		2:0]
+0x01	STATUS	-	-	-		-		-	-	-	SYNCBUSY
+0x02	INTCTRL	-				- 0		COMPINTLVL[1:0]		OVFINTLVL[1:0]	
+0x03	INTFLAGS			-				-	-	COMPIF	OVFIF
+0x04	TEMP	-	·						-	COMPIF	OVFIF
+0x08	CNTL	TEMP[7:0]									
+0x09	CNTH	CNT[7:0]									
+0x0A	PERL		CNT[15:8]								
+0x0B	PERH		PER[7:0]								
+0x0C	COMPL	PER[15:8]									
+0x0D	COMPH	COMP[7:0]									
See doc8331, Sec 18.4		RTC Registers						A	And do	n't forg	et
		RTC_C	CTRL		RTC_TEMP			CLK_RTCCTRL			
		RTC_STATUS			RTC_CNT			and PMIC_CTRL			
		RTC_INTCTRL			RTC_PER			Also OSC CTRL and			
University of Florida, EEL 4744 – File 00 © Dr. Eric M. Schwartz		RTC_INTFLAGS			RTC_COMP			OSC_STATUS (see doc8047)			



EEL 4744C: µP Apps

RTC Example uPAD

- Demo with emulator
- Change the interrupt periods

RTC.asm

University of Florida, EEL 4744 – File 00 © Dr. Eric M. Schwartz

XMEGA's RTC



The End!

University of Florida, EEL 4744 – File 00 © Dr. Eric M. Schwartz

21