



# EEL 4744

## >XMEGA

- RTC specs
- RTC Hardware
- RTC Registers
- RTC example

# Menu



Bring uPAD for RTC example!



See docs/examples on web-site:  
doc8331 (Sec 18), doc8385 (Sec 20),  
M&M: Ch 14, doc8047, RTC.asm



# EEL 4744

## XMEGA 16-bit Timer/Counter

### Type 0 and Type 1

See doc8331, Sec 14  
& doc8385, Sec 16

- XMEGA has a set of eight 16-bit timer/counters (TC)
- Two TCs can be combined to create a 32-bit TC
- A TC consists of a base counter and a set of compare or capture (CC) channels
  - > Waveform generation available
- TC 0 has four CC channels; TC 1 has two CC channels
- TC 0 has the split mode feature that splits it into two 8-bit Timer/Counters with four compare channels each



EEL 4744

See doc8331: Sec 18  
& doc8385: Sec 20

## XMEGA 16-bit Real-Time Counter (RTC)

- The 16-bit RTC typically runs continuously, **including** in low-power sleep modes
- The reference clock is typically the 1.024 kHz output from a high-accuracy crystal of 32.768 kHz
  - > With a 32.768 kHz clock source, the maximum resolution is  $1/(32.768 \text{ kHz}) = 1 \text{ s} / 2^{15} \approx 30.5 \mu\text{s}$
  - > With a 32.768 kHz clock source, time-out periods can range up to 2 seconds (at max resolution)  $= 2^{16} \times 30.5 \mu\text{s} = 2^{16} / 2^{15} = 2 \text{ s}$
- The RTC has a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter
  - > With max prescaler (of  $2^{10}=1024$ ) & 32 kHz clock, range is  $\approx 2000 \text{ s}$

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

3



EEL 4744

See doc8331, Sec 18.2


## XMEGA 16-bit Real-Time Counter (RTC)

- With a resolution of  $30.5 \mu\text{s}$  ( $\approx 1/[32.768 \text{ kHz}]$ ), the maximum time-out is  $2000 \text{ s}$  ( $\approx 1024 \times 2^{16} \times 30.5 \mu\text{s}$ )
  - > Prescaler above is 1024
- With a resolution of 1s, the maximum time-out is 65,536s ( $= 2^{16} \times 1\text{s} \approx 18.2 \text{ hours}$ ), i.e., no prescaling
- RTC can generate two types of interrupts
  - > The RTC can give a **compare interrupt** and/or event when the counter equals the compare register value
    - Occurs at first count after the counter value equals **Compare** register value
  - > The RTC has an **overflow interrupt** and/or event when it equals the period register value
    - Occurs at first count after the counter value equals the **Period** register value
    - Overflow will also reset the counter value to zero
- RTC is **asynchronous** with respect to the system clock

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz


4

**EEL 4744 RTC Block Diagram**



University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

**EEL 4744 XMEGA Real-Time Counter (RTC) Overview**



- 16-bit period register (**PER**)
- 16-bit count register (**CNT**)
- 16-bit compare register (**COMP**)

Un: © Dr. Eric M. Schwartz



EEL 4744


## RTC CTRL – Control Register

- **PRESCALER[2:0]: Clock Prescaling factor**

> These bits define the prescaling factor for the RTC clock

PRESCALER[2..0]	Group Config	TRC clock prescaling
000	OFF	No clock source; RTC stopped
001	DIV1	RTC clock / 1 (no prescaling)
010	DIV2	RTC clock / 2
011	DIV8	RTC clock / 8
100	DIV16	RTC clock / 16
101	DIV64	RTC clock / 64
110	DIV256	RTC clock / 256
111	DIV1024	RTC clock / 1024


See doc8331, Table 18-1



University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

RTC\_CTRL

7



EEL 4744

## RTC INTCTRL –

See doc8331, Sec 18.3.3


## Interrupt Control Register

- **COMPINTLVL: Compare Match Interrupt Enable**

> These bits enable the RTC compare match interrupt and select the interrupt level

> The enabled interrupt will trigger when COMPIF in the INTFLAGS register is set


Interrupt Level Config	Group Config	Description
00	Off	Interrupt disabled
01	Lo	Low-level interrupt
10	Med	Mid-level interrupt
11	Hi	High-level interrupt



University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

RTC\_INTCTRL

8



EEL 4744

See doc8331,  
Sec 18.3.3

RTC INTCTRL –

Interrupt Control Register

- **OVFINTLVL[1:0]: Overflow Interrupt Enable**
  - > These bits enable the RTC overflow interrupt and select the interrupt level
  - > The enabled interrupt will trigger when OVFIF in the INTFLAGS register is set

Interrupt Level Config	Group Config	Description
00	Off	Interrupt disabled
01	Lo	Low-level interrupt
10	Med	Mid-level interrupt
11	Hi	High-level interrupt

Bit	7	6	5	4	3	2	1	0
+0x02	-	-	-	-	COMPINTLVL[1:0]		OVFINTLVL[1:0]	
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

RTC\_INTCTRL

9



EEL 4744

See doc8331,  
Sec 18.3.4

INTFLAGS – Interrupt Flag Register

- **COMPIF: Compare Match Interrupt Flag**
  - > Flag set on the next count after compare match occurs
    - Cleared automatically when the RTC compare match interrupt vector is executed
    - Flag can also be cleared by writing a one to it
- **OVFIF: Overflow Interrupt Flag**
  - > Flag set on the next count after an overflow occurs
    - Cleared automatically when the RTC overflow interrupt vector is executed
    - Flag can also be cleared by writing a one to it

Bit	7	6	5	4	3	2	1	0
+0x03	-	-	-	-	-	-	COMPIF	OVFIF
Read/Write	R	R	R	R	R	R	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

RTC\_INTFLAGS

10




EEL 4744

See doc8331,  
Sec 18.3.6

# RTC CNTL – Counter Register Low

- CNTH and CNTL represent the 16-bit value, CNT
- CNT counts rising clock edges on prescaled RTC clock
- Latency of two RTC clock cycles from write to effect
- **CNT[7:0]: Counter Value low byte**  
 > These bits hold the LSB of the 16-bit real-time counter value



Bit	7	6	5	4	3	2	1	0
+0x08	CNT[7:0]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

RTC\_CNT

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz




EEL 4744

See doc8331,  
Sec 18.3.6

# RTC CNTH – Counter Register High

- **CNT[15:8]: Counter Value high byte**  
 > These bits hold the MSB of the 16-bit real-time counter value



Bit	7	6	5	4	3	2	1	0
+0x09	CNT[15:8]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

RTC\_CNT+1

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz




EEL 4744C:  $\mu$ P Apps

EEL 4744

See doc8331,  
Sec 18.3.6

## RTC PERL – Period Register Low

- PERH and PERL represent the 16-bit value, PER
- PER is constantly compared with the counter value (CNT)
- A match will set OVFIF in the INTFLAGS register and clear CNT
- Latency of two RTC clock cycles from write to effect
- **PER[7:0]: Period low byte**  
> These bits hold the LSB of the 16-bit RTC TOP value



See doc8331,  
Fig 18-1

Bit	7	6	5	4	3	2	1	0
+0x0A	PER[7:0]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

RTC\_PER

13




EEL 4744C:  $\mu$ P Apps

EEL 4744

See doc8331,  
Sec 18.3.6

## RTC PERH – Period Register High

- **PER[15:8]: Period high byte**  
> These bits hold the MSB of the 16-bit real-time counter value



See doc8331,  
Fig 18-1

Bit	7	6	5	4	3	2	1	0
+0x0B	PER[15:8]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz

RTC\_PER+1

14





EEL 4744

# RTC COMPL – Compare Register Low

See doc8331, Sec 18.3.6

- COMPH and COMPL represent the 16-bit value, COMP
- COMP is constantly compared with the counter value (CNT)
- A compare match will set COMPIF in the INTFLAGS register
- Latency of two RTC clock cycles from write to effect



14

# RTC COMPH/COMPL – Compare Register High/Low

See doc8331, Fig 18-1

- **COMP[7:0]: Compare low byte**  
>LSB of the 16-bit RTC compare value

Bit	7	6	5	4	3	2	1	0
+0x0C	COMP[7:0]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

RTC\_COMP

See doc8331, Sec 18.3.6

- **COMP[15:8]: Compare high byte**  
>MSB of the 16-bit compare value

Bit	7	6	5	4	3	2	1	0
+0x0D	COMP[15:8]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

RTC\_COMP+1





EEL 4744

See doc8331,  
Sec 7.9.4

# CLK\_RTCCTRL – RTC

## Control Register

### • RTCSRC[2:0]: RTC Clock Source

> These bits select the clock source for the real-time counter

RTCSRC[2:0]	Group Config	Description
000	ULP	1kHz from 32kHz internal oscillator
001	TOSC	1.024kHz from 32.768kHz crystal oscillator on TOSC
010	RCOSC	1.024kHz from 32.768kHz internal oscillator
011	-	-
100	-	-
101	TOSC32	32.768kHz from 32.768kHz crystal oscillator on TOSC
110	RCOSC32	32.768kHz from 32.768kHz internal oscillator
111	EXTCLK	External clock from TOSC1

Bit	7	6	5	4	3	2	1	0
+0x03	-	-	-	-	RTCSRC[2:0]			RTCEN
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0



EEL 4744

See doc8331,  
Sec 7.9.4

# CLK\_RTCCTRL – RTC

## Control Register

### • RTCEN: RTC Clock Source Enable

> Setting the RTCEN bit enables the selected RTC clock source for the real-time counter

CLK\_RTCCTRL

Bit	7	6	5	4	3	2	1	0
+0x03	-	-	-	-	RTCSRC[2:0]			RTCEN
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0



# EEL 4744 RTC: Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
+0x00	CTRL	-	-	-	-	-	PRESCALER[2:0]		
+0x01	STATUS	-	-	-	-	-	-	-	SYNCBUSY
+0x02	INTCTRL	-	-	-	-	COMPINTLVL[1:0]		OVFINTLVL[1:0]	
+0x03	INTFLAGS	-	-	-	-	-	-	COMPIF	OVFIF
+0x04	TEMP	-	-	-	-	-	-	COMPIF	OVFIF
+0x08	CNTL	TEMP[7:0]							
+0x09	CNTH	CNT[7:0]							
+0x0A	PERL	CNT[15:8]							
+0x0B	PERH	PER[7:0]							
+0x0C	COMPL	PER[15:8]							
+0x0D	COMPH	COMP[7:0]							

See doc8331,  
Sec 18.4

RTC Registers	
RTC_CTRL	RTC_TEMP
RTC_STATUS	RTC_CNT
RTC_INTCTRL	RTC_PER
RTC_INTFLAGS	RTC_COMP

And don't forget  
**CLK\_RTCCTRL**  
and **PMIC\_CTRL**

Also **OSC\_CTRL** and  
**OSC\_STATUS** (see doc8047)

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz



## EEL 4744

# RTC Example uPAD

- Demo with emulator
- Change the interrupt periods



RTC.asm

University of Florida, EEL 4744 – File 00  
© Dr. Eric M. Schwartz



EEL 4744

EEL 4744C:  $\mu$ P Apps

*The End!*